## General Description

The MAX17100 includes a high-voltage step-up regulator, three high-performance operational amplifiers, two linear regulators, two high-voltage switch control blocks for gate-driver supply modulation, a digital VCOM calibrator, and six independent scan drivers.
The DC-DC converter is a 1.2 MHz current-mode stepup regulator with a built-in power MOSFET and provides the regulated supply voltage for the panel source driver ICs. The built-in power MOSFET allows output voltages to be as high as 18 V from inputs of 2.5 V to 6 V . A built-in 7-bit digital soft-start function limits inrush currents during startup. The step-up regulator provides fast transient response to pulsed loads while producing efficiencies over 87\%.

Three operational amplifiers, typically used as the gamma correction divider string, are configured as unity-gain buffers and feature high output short-circuit current ( 200 mA ), fast slew rate ( $45 \mathrm{~V} / \mu \mathrm{s}$ ), and wide bandwidth (20MHz). Their rail-to-rail inputs and outputs maximize application flexibility.

Two linear regulators provide regulated gate-on and gate-off supplies for TFT panel. The two high-voltage switch control blocks modulate the shape of the gateon supply with adjustable startup delay.
One operational amplifier is designed to drive the LCD backplane (VCOM). It features high short-circuit current of 200 mA . The programmable VCOM calibrator adjusts the VCOM output-voltage level through serial interface by sinking a programmable current from the VCOM resistor-divider. The calibrator includes nonvolatile memory cells that store the desired VCOM voltage level
The six independent high-voltage level-shifting scan drivers are designed to drive the TFT panel gate lines. The outputs swing from +35 V (maximum) to -15 V (minimum) and can swiftly drive capacitive loads.
The MAX17100 is available in a lead-free, 48-pin, thin QFN package with 0.4 mm lead spacing. The package is a $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ square with a maximum thickness of 0.8 mm for ultra-thin LCD panel design.

Applications
LCD Monitors
LCD TVs

Features<br>- 2.5V to 6V Input Supply Range<br>- 1.2MHz Current-Mode Step-Up Converter Fast Transient Response to Pulsed Load High-Accuracy Output Voltage (1\%) Built-In 20V, 3A, $0.16 \Omega$ n-Channel Power MOSFET<br>Cycle-by-Cycle Current Limit<br>High Efficiency (87\%)<br>- Three High-Performance Operational Amplifiers<br>200mA Output Short-Circuit Current<br>45V/us Slew Rate<br>20MHz, -3dB Bandwidth<br>Rail-to-Rail Inputs and Outputs<br>- Linear Regulator for Gate-On and Gate-Off Supply<br>- Two Logic-Controlled High-Voltage Switches with Adjustable Delay<br>- Programmable VCOM Calibrator<br>7-Bit Adjustable Current-Sink Output<br>Serial Interface<br>Nonvolatile Setting Memory<br>- Six Independent Level-Shifting Scan Drivers<br>- Built-In Sequencing<br>- Soft-Start and Timer-Delayed Fault Latch for All Regulator Outputs<br>- Thermal-Overload Protection<br>- Gate Driver for External Input-Side Series MOSFET

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX17100ETM + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

Pin Configuration and Minimal Operating Circuit appear at end of data sheet.

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N}=+3 \mathrm{~V}\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN Input Supply Range | (Note 1) | 2.5 |  | 6 | V |
| IN Undervoltage Lockout Threshold | $\mathrm{V}_{\mathrm{IN}}$ rising, hysteresis $=140 \mathrm{mV}$ | 2.05 | 2.25 | 2.45 | V |
| IN Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{FBP}}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBN}}=0 \mathrm{~V}$, LX not switching |  | 1 | 3 | mA |
|  | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBP}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBN}}=0 \mathrm{~V} \text {, }$ <br> LX switching |  | 3 | 5 |  |
| Duration to Trigger Fault Condition | FB or FBP below threshold or FBN above threshold; $\mathrm{V}_{\mathrm{FB}}=1.14 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBP}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBN}}=420 \mathrm{mV}$ |  | 218 |  | ms |
| Thermal Shutdown | Temperature rising |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  | 15 |  |  |
| REFERENCE |  |  |  |  |  |
| REF Output Voltage | No external load | 1.238 | 1.250 | 1.262 | V |
| REF Load Regulation | OV < ILOAD < 50 $\mu \mathrm{A}$ |  |  | 10 | mV |
| REF Undervoltage Lockout Threshold | Rising edge, hysteresis $=120 \mathrm{mV}$ |  | 1.0 | 1.15 | V |
| STEP-UP REGULATOR |  |  |  |  |  |
| Output-Voltage Range |  | VS |  | 18 | V |
| Frequency |  | 1000 | 1200 | 1400 | kHz |
| Oscillator Maximum Duty Cycle |  | 90 | 91.5 | 93 | \% |
| FB Regulation Voltage | No load, $\mathrm{T}_{\text {A }}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.221 | 1.233 | 1.245 | V |
| FB Fault Trip Level | Falling edge | 1.10 | 1.14 | 1.17 | V |
| FB Load Regulation | OV < ILOAD < 500mA, transient only |  | -0.2 |  | \% |
| FB Line Regulation | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 6 V |  | 0.1 | 0.4 | \%N |
| FB Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=1.233 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 | 200 | nA |
| FB Transconductance | $\Delta \mathrm{I}= \pm 2.5 \mu \mathrm{~A}, \mathrm{FB}=\mathrm{COMP}$ | 80 | 190 | 300 | $\mu \mathrm{S}$ |
| FB Voltage Gain | FB to COMP |  | 2500 |  | VN |
| LX Current Limit | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$, duty cycle $=75 \%$ | 2.5 | 3 | 3.5 | A |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+3 V\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: |
| UNITS |  |  |  |  |
| LX On-Resistance | $\mathrm{ILX}_{\mathrm{LX}}=200 \mathrm{~mA}$ | 0.12 | 0.25 | $\Omega$ |
| LX Bias Current | $\mathrm{V}_{\mathrm{LX}}=19 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 10 | 20 | $\mu \mathrm{~A}$ |
| Current-Sense Transresistance |  | 0.10 | 0.20 | 0.30 |

## GATE-ON LINEAR REGULATOR CONTROLLER

| FBP Fault Trip Level | $V_{\text {FBP }}$ falling | 0.96 | 1.00 | 1.04 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FBP Regulation Voltage | IDRVP $=100 \mu \mathrm{~A}$ | 1.231 | 1.250 | 1.269 | V |
| FBP Line Regulation Error | V IN $=2.5 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{I}$ DRVP $=100 \mu \mathrm{~A}$ | -10 |  | +10 | mV |
| FBP Input Bias Current | $\mathrm{V}_{\text {FBP }}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| FBP Effective Load Regulation Error (Transconductance) | $V_{\text {DRVP }}=10 \mathrm{~V}, \mathrm{I}_{\text {DRVP }}=50 \mu \mathrm{~A}$ to 1 mA |  | -1 | -1.5 | \% |
| DRVP Sink Current | $\mathrm{V}_{\text {FBP }}=1.1 \mathrm{~V}, \mathrm{~V}_{\text {DRVP }}=10 \mathrm{~V}$ | 1 | 5 |  | mA |
| DRVP Off-Leakage Current | $\mathrm{V}_{\text {FBP }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {DRVP }}=34 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| Soft-Start Period |  |  | 14 |  | ms |
| Soft-Start Step Size |  |  | $\begin{gathered} \text { V REF } / \\ 128 \end{gathered}$ |  | V |
| GATE-OFF LINEAR REGULATOR CONTROLLER |  |  |  |  |  |
| FBN Fault Trip Level | $V_{\text {FBN }}$ rising | 370 | 420 | 470 | mV |
| FBN Regulation Voltage | IDRVN $=100 \mu \mathrm{~A}$, $\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {FBN }}$ | 0.985 | 1 | 1.015 | V |
| FBN Line Regulation Error | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 6V, $\mathrm{IDRVN}=100 \mu \mathrm{~A}$ | -5 |  | +5 | mV |
| FBN Input Bias Current | $\mathrm{V}_{\text {FBN }}=0.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| FBN Effective Load Regulation Error (Transconductance) | $V_{\text {DRVN }}=-10 \mathrm{~V}, I_{\text {DRVN }}=50 \mu \mathrm{~A}$ to 1 mA |  | 11 | 25 | mV |
| DRVN Source Current | $\mathrm{V}_{\mathrm{FBN}}=300 \mathrm{mV}, \mathrm{V}_{\text {DRVN }}=-10 \mathrm{~V}$ | 1 | 5 |  | mA |
| DRVN Off-Leakage Current | $\mathrm{V}_{\text {FBN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DRVN }}=-25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| Soft-Start Period |  | 14 |  |  | ms |
| Soft-Start Step Size |  | $\begin{gathered} \left(V_{\text {REF }}-V_{\text {FBN }}\right) \\ / 128 \end{gathered}$ |  |  | V |

POSITIVE GATE-DRIVER TIMING AND CONTROL SWITCHES

| TGS Capacitor Charge Current | During startup, $\mathrm{V}_{\text {TGS }}=1 \mathrm{~V}$ | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TGS Turn-On Threshold |  | 1.19 | 1.25 | 1.31 | V |
| TGS Discharge Switch On-Resistance | During UVLO, $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}$ |  | 14 |  | $\Omega$ |
| YV1C_ Input Low Voltage |  |  |  | 0.6 | V |
| YV1C_ Input High Voltage | $\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}$ | 1.75 |  |  | V |
|  | $\mathrm{V}_{\text {IN }}>4.5 \mathrm{~V}$ | 2.1 |  |  |  |
| YV1C_ Input Leakage Current | YV1C_ = AGND or $\mathrm{IN}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| YV1C_-to-GHON Propagation Delay | Rising |  | 100 |  | ns |
|  | Falling |  | 300 |  |  |
| GHON Input-Voltage Range |  |  |  | 35 | V |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+3 V\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GHON Input Current | YV1C_ is high, CK_, CKB_, ST_ are low, $\left(\mathrm{V}_{\text {GHON }}=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}\right)$ |  | 820 | 1550 | $\mu \mathrm{A}$ |
| GHON to GHC_ Switch On-Resistance | $\mathrm{V}_{\text {TGS }}=1.5 \mathrm{~V}, \mathrm{YV} 1 \mathrm{C}_{-}=\mathrm{IN}$ |  | 6 | 12 | $\Omega$ |
| GHD_ to GHC_ Switch On-Resistance | $\mathrm{V}_{\text {TGS }}=1.5 \mathrm{~V}, \mathrm{YV} 1 \mathrm{C}_{-}=\mathrm{AGND}$ |  | 30 | 60 | $\Omega$ |
| INPUT SERIES SWITCH CONTROL |  |  |  |  |  |
| GATE Output Sink Current | GATE $=1 \mathrm{~N}$ | 45 | 50 | 55 | $\mu \mathrm{A}$ |
| GATE Done Voltage Threshold | VIN - VGATE |  | 1.5 | 2.2 | V |
| GATE-On Voltage | VIN $=5 \mathrm{~V}$ |  |  | 0.5 | V |
| BUFFER AMPLIFIERS |  |  |  |  |  |
| SUP Supply Range |  | 6 |  | 18 | V |
| SUP Overvoltage Fault Threshold |  | 18.1 | 19.0 | 19.9 | V |
| SUP Supply Current | All op amps are no load with $\mathrm{V}_{\text {POS }}=\mathrm{V}_{\text {SUP }} / 2$ |  | 13 | 16 | mA |
| Input Offset Voltage | $\mathrm{VPOS}_{-}=\mathrm{V}_{\text {SUP }} / 2, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}$ | -8 | +4 | +16 | mV |
| Input Bias Current | $\mathrm{VPOS}_{-}=\mathrm{V}_{\text {SUP }} / 2, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| Input Common-Mode Voltage Range |  | 0 |  | V SUP | V |
| Output-Voltage Swing High | IOUT_ $^{\text {a }}$ 5mA | $\begin{gathered} \hline \text { VSUP - } \\ 100 \end{gathered}$ |  |  | mV |
| Output-Voltage Swing Low | IOUT_ $=-5 \mathrm{~mA}$ |  |  | 100 | mV |
| Slew Rate |  |  | 100 |  | V/ $/ \mathrm{s}$ |
| -3dB Bandwidth | $R_{L}=10 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}$, buffer configuration |  | 20 |  | MHz |
| Short-Circuit Current |  | 115 | 200 |  | mA |
|  | Sink: VPOS_ $=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT_ }}=4 \mathrm{~V}$ | 115 | 200 |  |  |
| Power-Supply Rejection Ratio (Note 4) | DC, $10 \mathrm{~V} \leq \mathrm{V}_{\text {SUP }} \leq 18 \mathrm{~V}, \mathrm{~V}_{\text {POS }}=7 \mathrm{~V}$ |  | 100 |  | dB |
| VCOM OPERATIONAL AMPLIFIER |  |  |  |  |  |
| Input Bias Current | $\mathrm{V}_{\text {COMFB }}=\mathrm{V}_{\text {COMADJ }}=\mathrm{V}_{\text {SUP }} / 2, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}$ | -50 |  | +50 | nA |
| SUP Supply Current | Buffer configuration, $\mathrm{V}_{\text {COMADJ }}=\mathrm{V}_{\text {SUP }} / 2$, no load |  | 3 | 4 | mA |
| Input Offset Voltage |  | -8 | +4 | +16 | mV |
| Output-Voltage Swing High | $\mathrm{IVCOM}=75 \mathrm{~mA}$ | $\begin{gathered} \text { VSUP } \\ 1.5 \end{gathered}$ | $\begin{gathered} \text { VSUP - } \\ 0.6 \end{gathered}$ |  | V |
| Output-Voltage Swing Low | $\mathrm{IVCOM}=-75 \mathrm{~mA}$ |  | 0.4 | 1.5 | V |
| Slew Rate |  |  | 100 |  | V/us |
| -3dB Bandwidth | $R_{L}=10 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}$, buffer configuration |  | 20 |  | MHz |
| Short-Circuit Current | Buffer configuration, Source: $V_{\text {COMADJ }}=\mathrm{V}_{\text {SUP }}-3 \mathrm{~V}, \mathrm{~V}_{\text {VCOM }}=\mathrm{V}_{\text {SUP }}-4 \mathrm{~V}$ <br> Buffer configuration, Sink: $\mathrm{V}_{\mathrm{COMADJ}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{VCOM}}=4 \mathrm{~V}$ | 115 | 200 |  | mA |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+3 V\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PROGRAMMABLE VCOM CALIBRATOR |  |  |  |  |  |
| SUP Input Range | For MEMORY writing | 8 |  | 18 | V |
| RSET Voltage Resolution |  | 7 |  |  | Bits |
| RSET Differential Nonlinearity | Monotonic overtemperature | -1 |  | +1 | LSB |
| RSET Zero-Scale Error |  | -1 | +1 | +2 | LSB |
| RSET Full-Scale Error |  | -4 |  | +4 | LSB |
| RSET Current | VCOMADJ $=4 \mathrm{~V}, \mathrm{VCOM} \mathrm{DAC} \mathrm{code}=7 \mathrm{FH}$ |  |  | 120 | $\mu \mathrm{A}$ |
| RSET External Resistance (Note 2) | To AGND, VSUP $=18 \mathrm{~V}$ | 8.5 |  | 170 | k $\Omega$ |
|  | To AGND, VSUP $=6 \mathrm{~V}$ | 3.3 |  | 50 |  |
| VRSET/V SUP Voltage Ratio | DAC full scale |  | 0.05 |  | VN |
| COMADJ Settling Time | To $\pm 0.5$ LSB error band |  | 20 |  | $\mu \mathrm{s}$ |
| Memory Write Cycles |  | 30 |  |  | Cycles |
| $\overline{\text { WR Input Low Voltage }}$ |  |  |  | 1 | V |
| $\overline{\text { WR }}$ Input High Voltage |  | 2 |  |  | V |
| $\overline{\text { WR Leakage Current }}$ | $\overline{\mathrm{WR}}=\mathrm{AGND}$ or $\mathrm{IN}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| MTP Write Time |  | 160 | 218 | 250 | ms |
| SERIAL INTERFACE |  |  |  |  |  |
| Logic-Input Low Voltage | SDA, SCL |  |  | $0.3 \times \mathrm{V}_{\text {IN }}$ | V |
| Logic-Input High Voltage | SDA, SCL | $0.7 \times \mathrm{V}_{\text {IN }}$ |  |  | V |
| Logic-Output Low Sink Current (SDA) | SDA sink 3mA | 0 |  | 0.4 | V |
| Logic-Input Current | SDA, SCL, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| SDA and SCL Input Capacitance | SDA, SCL |  | 5 |  | pF |
| SCL Frequency (fCLK) |  | DC |  | 400 | kHz |
| SCL High Time (tCLH) |  | 600 |  |  | ns |
| SCL Low Time (tcll) |  | 1300 |  |  | ns |
| SDA and SCL Rise Time (tr) | $\mathrm{Cb}_{\mathrm{b}}=$ total capacitance of bus line in pF | $\begin{aligned} & 20+ \\ & 0.1 \times \mathrm{Cb} \end{aligned}$ |  | 300 | ns |
| SDA and SCL Fall Time ( $\mathrm{tr}^{\text {) }}$ | $\mathrm{Cb}_{\mathrm{b}}=$ total capacitance of bus line in pF | $\begin{aligned} & 20+ \\ & 0.1 \times \mathrm{Cb} \end{aligned}$ |  | 300 | ns |
| START Condition Hold Time (thDSTT) | 10\% of SDA to $90 \%$ of SCL | 600 |  |  | ns |
| START Condition Setup Time (tsustr) |  | 600 |  |  | ns |
| Data Input Hold Time (tHDDAT) |  | 200 |  | 900 | ns |
| Data Input Setup Time (tsudat) |  | 100 |  |  | ns |
| STOP Condition Setup Time (tsust) |  | 600 |  |  | ns |
| Bus Free Time (tBF) |  | 1300 |  |  | ns |
| Input Filter Spike Suppression | SDA, SCL, not tested |  |  | 50 | ns |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+3 V\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESET FUNCTION |  |  |  |  |  |
| RST Delay Threshold Voltage | $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ | 1.225 | 1.250 | 1.275 | V |
| $\overline{\text { RST S Sink Current }}$ | $V_{\text {RST }}=0.4 \mathrm{~V}$ | 10 | 40 |  | mA |
| LEVEL SHIFTERS |  |  |  |  |  |
| GHON to GOFF Voltage Range | $\mathrm{V}_{\text {GHON }}-\mathrm{V}_{\text {GOFF }}$ |  |  | 45 | V |
| GHON Input-Voltage Range |  |  |  | 35 | V |
| GOFF Input-Voltage Range |  | -15 |  |  | V |
| GHON Supply Current | YV1C_ is low, CK_, CKB_, ST_ are low, $\left(\mathrm{VGHON}=32.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-12.5 \mathrm{~V}\right)$ |  | 450 | 830 | $\mu \mathrm{A}$ |
| GOFF Supply Current | YV1C_ is high, CK_, CKB_, ST_ are low, $(\mathrm{V}$ GHON $=32.5 \mathrm{~V}, \mathrm{~V}$ GOFF $=-12.5 \mathrm{~V})$ |  | 150 | 310 | $\mu \mathrm{A}$ |
|  | YV1C_ is high, CK_, CKB_, ST_ are high, $(\mathrm{V}$ GHON $=32.5 \mathrm{~V}, \mathrm{~V}$ GOFF $=-12.5 \mathrm{~V})$ |  | 60 | 150 |  |
| ST_,CK_, CKB_ Input Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| CKH_,CKBH_,STH_ Output-Voltage Low | IOUT $=10 \mathrm{~mA}$ |  | $\begin{aligned} & \text { VGOFF } \\ & +0.3 \end{aligned}$ | $\begin{aligned} & V_{\text {GOFF }} \\ & +1.0 \end{aligned}$ | V |
| CKH_, CKBH_,STH_ Output-Voltage High | IOUT $=10 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GHON}} \\ -1.0 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GHON}} \\ -0.3 \end{gathered}$ |  | V |
| ST_, CK_, CKB_ Input High Level | $\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}$ | 1.6 |  |  | V |
|  | $\mathrm{V}_{\text {IN }}>4.5 \mathrm{~V}$ | 2.0 |  |  |  |
| ST_, CK_, CKB_ Input Low Level |  |  |  | 0.6 | V |
| CKH_, CKBH_, STH_ Rise Time (Note 4) | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{nF}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 0.5 |  | $\mu \mathrm{s}$ |
| CKH_, CKBH_, STH_ Fall Time (Note 4) | $C_{L}=5 n F, R L=50 \Omega$ |  | 0.5 |  | $\mu \mathrm{s}$ |
| CKH_,CKBH_ and STH_Propagation Delay (Note 4) | $C L=5 n F, R L=50 \Omega$ rising edge, falling edge |  | 60 |  | ns |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=+3 \mathrm{~V}\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0}{ }^{\circ} \mathrm{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)($ Note 3)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN Input Supply Range | (Note 1) | 2.5 |  | 6 | V |
| IN Undervoltage Lockout Threshold | $\mathrm{V}_{\text {IN }}$ rising, hysteresis $=140 \mathrm{mV}$ | 2.05 |  | 2.45 | V |
| IN Quiescent Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{FBP}}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBN}}=0 \mathrm{~V}$, LX not switching |  |  | 3 | mA |
|  | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBP}}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {FBN }}=0 \mathrm{~V}$, LX switching |  |  | 5 |  |
| REFERENCE |  |  |  |  |  |
| REF Output Voltage | No external load | 1.238 |  | 1.262 | V |
| REF Load Regulation | OV < LLOAD < $50 \mu \mathrm{~A}$ |  |  | 10 | mV |
| REF Undervoltage Lockout Threshold | Rising edge, hysteresis $=120 \mathrm{mV}$ |  | 1.0 | 1.15 | V |
| STEP-UP REGULATOR |  |  |  |  |  |
| Output-Voltage Range |  | VS |  | 18 | V |
| Frequency |  | 1000 |  | 1400 | kHz |
| Oscillator Maximum Duty Cycle |  | 90 |  | 94 | \% |
| FB Regulation Voltage | No load | 1.221 |  | 1.245 | V |
| FB Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 6 V |  |  | 0.4 | \%N |
| FB Transconductance | $\mathrm{I}= \pm 2.5 \mu \mathrm{~A}, \mathrm{FB}=\mathrm{COMP}$ | 75 |  | 280 | $\mu \mathrm{S}$ |
| LX Current Limit | $\mathrm{V}_{\text {FB }}=1.2 \mathrm{~V}$, duty cycle $=75 \%$ | -10 |  | +10 | mV |
| FBP Effective Load Regulation Error (Transconductance) | $V_{\text {DRVP }}=10 \mathrm{~V}, \mathrm{I}_{\text {DRVP }}=50 \mu \mathrm{~A}$ to 1 mA |  |  | -1.5 | \% |
| DRVP Sink Current | $\mathrm{V}_{\text {FBP }}=1.1 \mathrm{~V}, \mathrm{~V}_{\text {DRVP }}=10 \mathrm{~V}$ | 1 |  |  | mA |
| GATE-OFF LINEAR REGULATOR CONTROLLER |  |  |  |  |  |
| FBN Regulation Voltage | IDRVN $=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {REF }}-\mathrm{V}_{\text {FBN }}$ | 0.985 |  | 1.015 | V |
| FBN Line Regulation Error | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{IDRVN}=100 \mu \mathrm{~A}$ | -5 |  | +5 | mV |
| FBN Effective Load Regulation Error (Transconductance) | $V_{\text {DRVN }}=-10 \mathrm{~V}, \mathrm{I}_{\text {DRVN }}=50 \mu \mathrm{~A}$ to 1 mA |  |  | 25 | mV |
| DRVN Source Current | $\mathrm{V}_{\text {FBN }}=300 \mathrm{mV}, \mathrm{V}_{\text {DRVN }}=-10 \mathrm{~V}$ | 1 |  |  | mA |
| POSITIVE GATE-DRIVER TIMING AND CONTROL SWITCHES |  |  |  |  |  |
| TGS Capacitor Charge Current | During startup, $\mathrm{V}_{T G S}=1 \mathrm{~V}$ | 4 |  | 6 | $\mu \mathrm{A}$ |
| TGS Turn-On Threshold |  | 1.19 |  | 1.31 | V |
| YV1C_ Input Low Voltage |  |  |  | 0.6 | V |
| YV1C_ Input High Voltage | $\mathrm{V}_{\mathrm{IN}}<4.5 \mathrm{~V}$ | 1.75 |  |  | V |
|  | $\mathrm{V}_{\mathrm{IN}}>4.5 \mathrm{~V}$ | 2.1 |  |  |  |
| GHON Input-Voltage Range |  |  |  | 35 | V |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)($ Note 3)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GHON Input Current | YV1C_ is high, CK_, CKB_, ST_ are low, $\left(\mathrm{V}_{\text {GHON }}=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}\right)$ |  |  | 1550 | $\mu \mathrm{A}$ |
|  | YV1C_ is high, CK_, CKB_, ST_ are high, $\left(\mathrm{V}_{\text {GHON }}=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}\right)$ |  |  |  |  |
| GHON to GHC_ Switch On-Resistance | $\mathrm{V}_{\text {TGS }}=1.5 \mathrm{~V}, \mathrm{YV} 1 \mathrm{C}_{-}=\mathrm{IN}$ |  |  | 12 | $\Omega$ |
| GHD_ to GHC_ Switch On-Resistance | $\mathrm{V}_{\text {TGS }}=1.5 \mathrm{~V}, \mathrm{YV} 1 \mathrm{C}_{-}=$AGND |  |  | 60 | $\Omega$ |
| INPUT SERIES SWITCH CONTROL |  |  |  |  |  |
| GATE Output Sink Current | GATE $=1 \mathrm{~N}$ | 44 |  | 55 | $\mu \mathrm{A}$ |
| GATE Done Voltage Threshold | VIN - VGATE |  |  | 2.3 | V |
| GATE-On Voltage | VIN $=5 \mathrm{~V}$ |  |  | 0.61 | V |
| BUFFER AMPLIFIERS |  |  |  |  |  |
| SUP Supply Range |  | 6 |  | 18 | V |
| SUP Overvoltage Fault Threshold |  | 18.1 |  | 19.9 | V |
| SUP Supply Current | All op amps are no load with $\mathrm{V}_{\text {POS }}=\mathrm{V}_{\text {SUP }} / 2$ |  |  | 16 | mA |
| Input Offset Voltage | VPOS_ $=$ VSUP/2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 16 | mV |
| Input Common-Mode Voltage Range |  | 0 |  | VSUP | V |
| Output-Voltage Swing High | IOUT_ $=5 \mathrm{~mA}$ | VSUP 100 |  |  | mV |
| Output-Voltage Swing Low | IOUT_ = -5mA |  |  | 100 | mV |
| Short-Circuit Current | Source: VPOS_ = VSUP - 3V, VOUT = VSUP - 4V | 115 |  |  | mA |
|  | Sink: VPOS_ $=3 \mathrm{~V}$, VOUT_ $=4 \mathrm{~V}$ | 115 |  |  |  |
| VCOM OPERATIONAL AMPLIFIER |  |  |  |  |  |
| SUP Supply Current | Buffer configuration, $\mathrm{V}_{\text {COMAD }}=\mathrm{V}_{\text {SUP }} / 2$, no load |  |  | 4 | mA |
| Output-Voltage Swing High | $\operatorname{IVCOM}=75 \mathrm{~mA}$ | $\begin{gathered} \text { VSUP } \\ 1.5 \end{gathered}$ |  |  | V |
| Output-Voltage Swing Low | $\mathrm{IVCOM}=75 \mathrm{~mA}$ |  | 0.4 | 1.5 | V |
| Short-Circuit Current | Buffer configuration, source: $V_{\text {COMADJ }}=V_{\text {SUP }}$ 3V, V VCOM $=\mathrm{V}_{\text {SUP }}-4 \mathrm{~V}$ | 115 |  |  | mA |
|  | Buffer configuration, sink: $\mathrm{V}_{\text {COMADJ }}=3 \mathrm{~V}$, VVCOM $=4 \mathrm{~V}$ |  |  |  |  |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)($ Note 3)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| PROGRAMMABLE VCOM CALIBRATOR |  |  |  |  |
| SUP Input Range | For MEMORY writing | 8 | 18 | V |
| RSET Voltage Resolution |  | 7 |  | Bits |
| RSET Differential Nonlinearity | Monotonic overtemperature | -1 | +1 | LSB |
| RSET Zero-Scale Error |  | -1 | +2 | LSB |
| RSET Full-Scale Error |  | -4 | +4 | LSB |
| RSET Current | VCOMADJ $=4 \mathrm{~V}$, VCOM DAC code $=7 \mathrm{FH}$ |  | 120 | $\mu \mathrm{A}$ |
| RSET External Resistance (Note 2) | To AGND, VSUP $=18 \mathrm{~V}$ | 8.5 | 170 | $k \Omega$ |
|  | To AGND, VSUP $=6 \mathrm{~V}$ | 3.3 | 50 |  |
| Memory Write Cycles |  | 30 |  | Cycles |
| MTP Write Time |  | 160 | 250 | ms |
| $\overline{\text { WR Input Low Voltage }}$ |  |  | 1 | V |
| $\overline{\text { WR }}$ Input High Voltage |  | 2 |  | V |
| SERIAL INTERFACE |  |  |  |  |
| Logic-Input Low Voltage | SDA, SCL |  | $0.3 \times \mathrm{V}$ IN | V |
| Logic-Input High Voltage | SDA, SCL | $0.7 \times \mathrm{V}_{\text {IN }}$ |  | V |
| Logic-Output Low Sink Current (SDA) | SDA sink 3mA | 0 | 0.4 | V |
| SCL Frequency (fCLK) |  | DC | 400 | kHz |
| SCL High Time (tclu) |  | 600 |  | ns |
| SCL Low Time (tcLL) |  | 1300 |  | ns |
| SDA and SCL Rise Time (tr) | $\mathrm{Cb}=$ total capacitance of bus line in pF | $\begin{aligned} & 20+ \\ & 0.1 \times \mathrm{Cb} \end{aligned}$ | 300 | ns |
| SDA and SCL Fall Time ( $\mathrm{tF}^{\text {) }}$ | $\mathrm{Cb}=$ total capacitance of bus line in pF | $\begin{aligned} & 20+ \\ & 0.1 \times \mathrm{Cb} \end{aligned}$ | 300 | ns |
| START Condition Hold Time (thDSTT) | 10\% of SDA to $90 \%$ of SCL | 600 |  | ns |
| START Condition Setup Time (tsustr) |  | 600 |  | ns |
| Data Input Hold Time (tHDDAT) |  | 200 | 900 | ns |
| Data Input Setup Time (tsudat) |  | 100 |  | ns |
| STOP Condition Setup Time (tsust) |  | 600 |  | ns |
| Bus Free Time (tBF) |  | 1300 |  | ns |
| Input Filter Spike Suppression | SDA, SCL, not tested |  | 50 | ns |
| RESET FUNCTION |  |  |  |  |
| $\overline{\text { RST }}$ Delay Threshold Voltage | $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ | 1.21 | 1.28 | V |
| $\overline{\text { RST S Sink Current }}$ | $V_{\text {RST }}=0.4 \mathrm{~V}$ | 10 |  | mA |
| LEVEL SHIFTERS |  |  |  |  |
| GHON to GOFF Voltage Range | $\mathrm{V}_{\text {GHON }}-\mathrm{V}_{\text {GOFF }}$ |  | 45 | V |
| GHON Input-Voltage Range |  |  | 35 | V |
| GOFF Input-Voltage Range |  | -15 |  | V |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}\right.$, Circuit of Figure 2, $\mathrm{V}_{\text {MAIN }}=\mathrm{V}_{\text {SUP }}=+14 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 3)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| GHON Supply Current | YV1C_ is low, CK_, CKB_, ST_ are low, $\left(\mathrm{V}_{\mathrm{GHON}}=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}\right)$ |  | 830 | $\mu \mathrm{A}$ |
| GOFF Supply Current | YV1C_ is high, CK_, CKB_, ST_ are low, (VGHON $=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}$ ) |  | 310 | $\mu \mathrm{A}$ |
|  | YV1C_ is high, CK_, CKB_, ST_ are high, $\left(\mathrm{V}_{\mathrm{GHON}}=32.5 \mathrm{~V}, \mathrm{~V}_{\text {GOFF }}=-12.5 \mathrm{~V}\right)$ |  | 150 |  |
| CKH_, CKBH_, STH_ Output-Voltage Low | IOUT_ $=10 \mathrm{~mA}$ |  | VGOFF + 1 | V |
| CKH_, CKBH_, STH_ Output-Voltage High | IOUT_ $=10 \mathrm{~mA}$ | VGHON - |  | V |
| ST_, CK_, CKB_ Input High Level | $\mathrm{V}_{\text {IN }}<4.5 \mathrm{~V}$ | 1.6 |  | V |
|  | VIN $>4.5 \mathrm{~V}$ | 2.0 |  |  |
| ST_, CK_, CKB_ Input Low Level |  |  | 0.6 | V |

Note 1: For $5.5 \mathrm{~V}<\mathrm{V}$ IN $<6.0 \mathrm{~V}$, use IC for no longer than $1 \%$ of IC lifetime. For continuous operation, input voltage should not exceed 5.5 V .

Note 2: RSET external resistor range is verified at DAC full scale.
Note 3: Specifications to $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.
Note 4: Guaranteed by design. Not production tested.


Figure 1. Timing Definitions Used in the Electrical Characteristics

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

Typical Operating Characteristics
(Circuit of Figure 2, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GHON}}=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


NEGATIVE LINEAR REGULATOR LINE REGULATION vs. INPUT VOLTAGE


## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GHON}}=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


STEP-UP REGULATOR LOAD-TRANSIENT RESPONSE (50mA TO 500 mA$)$



## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAIN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GHON}}=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{GOFF}}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | COMP | Step-Up Regulator Error-Amplifier Compensation Pin. Connect a series RC from COMP to AGND. |
| 2 | DRVN | Gate-Off Linear-Regulator Base-Drive Output. Open drain of an internal n-channel MOSFET. Connect DRVN to the base of an external npn pass transistor. |
| 3 | FBN | Gate-Off Linear Regulator Feedback Input. FBN regulates to 250 mV (nominal). Connect FBN to the center of a resistive voltage-divider between the negative output and REF to set the gate-off linear-regulator output voltage. Place the resistive voltage-divider within 5 mm of FBN. |
| 4 | REF | Reference Output. Bypass REF to AGND with a minimum $0.22 \mu \mathrm{~F}$ capacitor close to the pin. All power outputs are disabled until REF exceeds its UVLO threshold. |
| 5, 42 | AGND | Analog Ground. Connect to power ground (PGND) under the IC. |
| 6 | FBP | Gate-On Linear-Regulator Feedback Input. FBP regulates to 1.25 V (nominal). Connect FBP to the center of a resistive voltage-divider between the positive charge-pump regulator output and AGND to set the gate-on linear-regulator output voltage. Place the resistive voltage-divider within 5 mm of FBP. |
| 7 | DRVP | Gate-On Linear-Regulator Base-Drive Output. Open drain of an internal n-channel MOSFET. Connect DRVP to the base of an external pnp pass transistor. |
| 8 | TGS | High-Voltage-Switch Delay Input. Connect a capacitor from TGS to AGND to set the high-voltage-switch startup delay. |
| 9 | GHON | High-Voltage-Switch Input. Source of the internal high-voltage p-channel MOSFET. Bypass GHON to PGND with a minimum of $0.1 \mu \mathrm{~F}$ capacitor close to the pin. |
| 10, 11 | GHD_ | High-Voltage-Switch Input. Drain of the internal high-voltage back-to-back p-channel MOSFETs. |
| 12 | GOFF | Gate-Off Voltage Input for Level Shifter |
| 13 | CKBH2 | Level-Shifter Output |
| 14 | CKH2 | Level-Shifter Output |
| 15 | STH2 | Level-Shifter Output |
| 16 | CKBH1 | Level-Shifter Output |
| 17 | CKH1 | Level-Shifter Output |
| 18 | STH1 | Level-Shifter Output |
| 19, 26 | YV1C_ | High-Voltage-Switch Control Input. When YV1C_ is high, the high-voltage switch between GHON and GHC_ is on and the high-voltage switch between GHC_ and GHD_ is off. When YV1C_ is low, the switch between GHON and GHC_ is off and the switch between GHC_ and GHD_ is on. YV1C_ is inhibited by the IN undervoltage lockout and when the voltage on TGS is less than 1.25 V . |
| 20 | CKB2 | Level-Shifter Logic-Level Input |
| 21 | CK2 | Level-Shifter Logic-Level Input |
| 22 | CKB1 | Level-Shifter Logic-Level Input |
| 23 | CK1 | Level-Shifter Logic-Level Input |
| 24 | ST2 | Level-Shifter Logic-Level Input |
| 25 | ST1 | Level-Shifter Logic-Level Input |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 27,29 \\ 31 \end{gathered}$ | POS_ | Operational Amplifier Noninverting Input |
| $\begin{gathered} 28,30 \\ 32 \end{gathered}$ | OUT_ | Operational Amplifier Output. OUT_ is high impedance in shutdown. |
| 33 | VCOM | VCOM Buffer Operational Amplifier Output |
| 34 | COMFB | VCOM Buffer Operational Amplifier Inverting Input |
| 35 | SUP | Operational Amplifier Supply Input. Typically connected to the output of the step-up regulator (VMAIN) and bypass to OGND with a $0.47 \mu \mathrm{~F}$ capacitor. |
| 36 | OGND | Analog Ground for Operational Amplifiers. Connect to power ground (PGND) underneath the IC. |
| 37 | COMADJ | VCOM Buffer Operational Amplifier Noninverting Input |
| 38 | RSET | Full-Scale Sink-Current Adjustment Input. Connect a resistor, RRSET, from RSET to AGND to set the fullscale adjustable sink current IOUT, which is VSUP/( $20 \times$ RRSET). IOUT is equal to the current through RRSET. |
| 39 | WR | Serial Write-Protect Input. When $\overline{W R}$ is high, $\mathrm{I}^{2} \mathrm{C}$ write commands to update nonvolatile memory are ignored. |
| 40 | SCL | Seria Interface Clock Input. Connect a $5.6 \mathrm{k} \Omega$ pullup resistor to IN. |
| 41 | SDA | Seria Interface Data I/O. Output is open drain. Connect a $5.6 \mathrm{k} \Omega$ pullup resistor to IN. |
| 43 | IN | IN Supplies the Internal Reference and Other Internal Circuitry. Connect IN to the input supply voltage and bypass $\operatorname{IN}$ to AGND with a minimum $1 \mu \mathrm{~F}$ ceramic capacitor. It is important for the loop area between the IC and the bypass capacitor, and the trace length connecting the bypass capacitor to be minimized. |
| 44 | GATE | External p-Channel MOSFET Gate Drive. It is high to keep the switch off during fault condition, including output overload, short circuit, FB fault latch, and thermal protection. Leave the pin unconnected if the external pFET is not placed. |
| 45 | LX | Step-Up Regulator Switching Node. Connect inductor and boost diode here and minimize trace area for lowest EMI. |
| 46 | PGND | Power Ground |
| 47 | $\overline{\mathrm{RST}}$ | Reset Function Output |
| 48 | FB | Step-Up Regulator Feedback Input. FB regulates to 1.233 V . Connect FB to the center of a resistive voltagedivider between the step-up regulator output and AGND to set the regulator's output voltage. Place the resistive voltage-divider within 5 mm of FB . |
| - | EP | Exposed Pad. Connect EP to AGND. |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

Typical Operating Circuit
The MAX17100 typical operating circuit (Figure 2) is a complete power-supply system for TFT LCDs. The circuit generates a +14 V source-driver supply and +25 V and
-10 V gate-driver supplies. The input-voltage range for the IC is from +2.5 V to +6.0 V . The listed load currents in Figure 2 are available from $\mathrm{a}+4.5 \mathrm{~V}$ to +5.5 V supply. Table 1 lists some recommended components and Table 2 lists the contact information of component suppliers.


Figure 2. Typical Operating Circuit

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## Table 1. Component List

| REFERENCE DESIGNATOR | DESCRIPTION |
| :---: | :--- |
| C1, C2 | $10 \mu F, 6.3 \mathrm{~V}$ X5R ceramic capacitors (0603), TDK C1608X5R0J106K |
| C3, C4 | $10 \mu \mathrm{~F}, 25 \mathrm{~V}$ X5R ceramic capacitors (1206), TDK C3216X5R1E106M |
| D1 | $3 \mathrm{~A}, 30 \mathrm{~V}$ Schottky diode (M-Flat), Toshiba CMS02 |
| D2, D3 | $200 \mathrm{~mA}, 100 \mathrm{~V}$ dual diodes (SOT23), Fairchild MMBD4148SE |
| D4 | $3 \mathrm{~A}, 30 \mathrm{~V}$ diode (SMA), Vishay B350A |
| L1 | $3.0 \mu \mathrm{H}, 3 \mathrm{~A}$ inductor, Sumida CDRH6D28-3R0 |
| Q1 | $200 \mathrm{~mA}, 40 \mathrm{~V}$ pnp transistor (SOT23), Fairchild MMBT3906 |
| Q2 | $200 \mathrm{~mA}, 40 \mathrm{~V}$ npn transistor (SOT23), Fairchild MMBT3904 |
| Q3 | $-20 \mathrm{~V} / 63 \mathrm{~m} \Omega$ p-channel MOSFET, Vishay PowerPak SC-70 SiA443DJ |

Table 2. Component Suppliers

| SUPPLIER | PHONE | FAX | WEBSITE |
| :--- | :---: | :---: | :--- |
| Fairchild | $408-822-2000$ | $408-822-2102$ | www.fairchildsemi.com |
| Sumida | $847-545-6700$ | $847-545-6720$ | www.sumida.com |
| TDK | $847-803-6100$ | $847-390-4405$ | www.component.tdk.com |
| Toshiba | $949-455-2000$ | $949-859-3963$ | www.toshiba.com/taec |
| Vishay | $402-563-6866$ | $402-563-6296$ | www.vishay.com |

## Detailed Description

The MAX17100 contains a high-performance step-up regulator, three high-current operational amplifiers, two linear regulators, two high-voltage-switch control blocks for gate-driver supply modulation, a digital VCOM calibrator, and six independent level-shifting scan drivers. Figure 3 shows the MAX17100 functional diagram.

## Step-Up Regulator

The main step-up regulator employs a current-mode, fixed-frequency PWM architecture to maximize loop bandwidth and provide fast transient response to pulsed loads typical of TFT-LCD panel source drivers. The 1.2 MHz switching frequency allows the use of lowprofile inductors and ceramic capacitors to minimize
the thickness of LCD panel designs. The integrated high-efficiency MOSFET and the IC's built-in digital softstart functions reduce the number of external components required while controlling inrush currents. The output voltage can be set from VIN to 18 V with an external resistive voltage-divider. The regulator controls the output voltage and the power delivered to the output by modulating the duty cycle (D) of the internal power MOSFET in each switching cycle. The duty cycle of the MOSFET is approximated by:

$$
D \approx \frac{V_{\text {MAIN }}-V_{I N}}{V_{\text {MAIN }}}
$$

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs



Figure 3. Functional Diagram

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs



Figure 4. Step-Up Regulator Functional Diagram

Figure 4 shows the functional diagram of the step-up regulator. An error amplifier compares the signal at FB to 1.233 V and changes the COMP output. The voltage at COMP sets the peak inductor current. As the load varies, the error amplifier sources or sinks current to the COMP output accordingly to produce the inductor peak current necessary to service the load. To maintain stability at high duty cycles, a slope-compensation signal is summed with the current-sense signal. On the rising edge of the internal clock, the controller sets a flip-flop, turning on the n-channel MOSFET and applying the input voltage across the inductor. The current through the inductor ramps up linearly, storing energy in its
magnetic field. Once the sum of the current-feedback signal and the slope compensation exceeds the COMP voltage, the controller resets the flip-flop and turns off the MOSFET. Since the inductor current is continuous, a transverse potential develops across the inductor that turns on the boost diode (D1). The voltage across the inductor then becomes the difference between the output voltage and the input voltage. This discharge condition forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and the load. The MOSFET remains off for the rest of the clock cycle.

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs



Figure 5. Using Cascaded npn for Charge-Pump Output Voltages > 36V

## Gate-On Linear-Regulator Controller (REG_P)

The gate-on linear-regulator controller is an analog gain block with an open-drain n-channel output. It drives an external pnp pass transistor with a $6.8 \mathrm{k} \Omega$ base-to-emitter resistor (Figure 2). Its guaranteed base drive sink current is at least 1 mA . The regulator including Q1 in Figure 2 uses a $0.47 \mu \mathrm{~F}$ ceramic output capacitor and is designed to deliver 20 mA at 25 V . Other output voltages and currents are possible with the proper pass transistor and output capacitor. See the Pass-Transistor Selection and Stability Requirements sections. REG P is typically used to provide the TFT-LCD gate drivers' gate-on voltage. Use a charge pump with as many stages as necessary to obtain a voltage exceeding the required gate-on voltage (see the Selecting the Number of Charge-Pump Stages section). Note the voltage rating of DRVP is 36 V . If the charge-pump output voltage can exceed 36 V , an external cascode npn transistor should be added as shown in Figure 5. Alternately, the linear regulator can control an intermediate chargepump stage while regulating the final charge-pump output (Figure 6). REG P is enabled after the GATE voltage reaches the gate-on threshold voltage ( 1.5 V typ). Each time it is enabled, the controller goes through a softstart routine that ramps up its internal reference DAC in 128 steps.


Figure 6. Linear Regulator Controls the Intermediate ChargePump Stage

## Gate-Off Linear-Regulator <br> Controller (REG N)

The gate-off linear-regulator controller (REG N) is an analog gain block with an open-drain p-channel output. It drives an external npn pass transistor with a $6.8 \mathrm{k} \Omega$ base-to-emitter resistor (Figure 2). Its guaranteed basedrive source current is at least 1 mA . The regulator including Q2 in Figure 2 uses a $0.47 \mu \mathrm{~F}$ ceramic output capacitor and is designed to deliver 20 mA at -10 V . Other output voltages and currents are possible with the proper pass transistor and output capacitor (see the Pass-Transistor Selection and Stability Requirements sections). REG $N$ is typically used to provide the TFT-LCD gate drivers' gate-off voltage. A negative voltage can be produced using a charge-pump circuit as shown in Figure 2. REG N is enabled after the GATE voltage reaches the gate-on threshold voltage ( 1.5 V typ). Each time it is enabled, the control goes through a soft-start routine that ramps down its internal reference DAC from VREF to 250 mV in 128 steps.

## Operational Amplifiers

The MAX17100 has three operational amplifiers. The operational amplifiers are typically used as the gammacorrection divider string. They feature $45 \mathrm{~V} / \mu \mathrm{s}$ slew rate, and 20 MHz 3 dB bandwidth. The rail-to-rail input and output capability maximizes application flexibility.

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## Short-Circuit Current Limit

The operational amplifiers limit short-circuit current to approximately $\pm 200 \mathrm{~mA}$ if the output is directly shorted to SUP or to OGND. If the short-circuit condition persists, the junction temperature of the IC rises until it reaches the thermal-shutdown threshold $\left(+160^{\circ} \mathrm{C}\right.$ typ). Once the junction temperature reaches the thermal-shutdown threshold, an internal thermal sensor immediately sets the thermal fault latch, shutting off all the IC's outputs. The device remains inactive until the input voltage is cycled.

## Undervoltage Lockout (UVLO)

The UVLO circuit compares the input voltage at IN with the UVLO threshold ( 2.25 V typ) to ensure the input voltage is high enough for reliable operation. The wider

140 mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO rising threshold, startup procedure begins. When the input voltage falls below the UVLO falling threshold, the controller turns off the main step-up regulator and the linear regulators, pulls GATE high to turn off the external series p-channel MOSFET and disables the switch control block. The operational-amplifier outputs become high impedance at this time.

Reference Voltage (REF)
The reference output is nominally 1.25 V and can source at least $50 \mu \mathrm{~A}$. Bypass REF with a $0.22 \mu \mathrm{~F}$ ceramic capacitor connected between REF and AGND.


Figure 7. Power-Up Sequence

# Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs 

Power-Up Sequence and Soft-Start
Once IN exceeds approximately 2.25 V , the reference turns on. And then GATE is pulled high. When the reference voltage exceeds 1.0 V (typ), GATE is pulled low to turn on the external p-channel MOSFET if no output fault is detected. Then the IC enables the main step-up regulator, the gate-on linear-regulator controller, and the gate-off linear-regulator controller simultaneously.
The IC employs soft-start for each regulator to minimize inrush current and voltage overshoot and to ensure a well-defined startup behavior. Each output uses a 7-bit soft-start DAC. For the step-up and the gate-on linear regulator, the DAC output is stepped in 128 steps from zero up to the reference voltage. For the gate-off linear regulator, the DAC output steps from the reference down to 250 mV in 128 steps. The soft-start duration is 14 ms (typ) for all three regulators.
A capacitor (CTGS) from TGS to AGND determines two switch-control blocks' startup delay. After the soft-start routine for each regulator is complete without any fault, a $5 \mu \mathrm{~A}$ current source starts charging CTGS. Once the capacitor voltage exceeds 1.25 V (typ), both the switchcontrol blocks are enabled as shown in Figure 7. After the switch-control blocks are enabled, GHC_ can be connected to GHON or GHD_ through the internal p-channel switches, depending upon the state of YV1C_. Before startup and when IN is less than UVLO, TGS is internally connected to AGND to discharge CTGS. Select CTGS to set the delay time using the following equation:

$$
\mathrm{C}_{\mathrm{TGS}}=\text { DELAY_ } \mathrm{TIME} \times \frac{5 \mu \mathrm{~A}}{1.25 \mathrm{~V}}
$$



Figure 8. Reset Functional Diagram

Switch-Control Block
The switch-control inputs (YV1C1 and YV1C2) are not activated until all four of the following conditions are satisfied: the input voltage exceeds UVLO, the soft-start routine of all the regulators is complete, a no fault condition is detected, and VTGS exceeds its turn-on threshold. Once activated and if YV1C_ is high, the $6 \Omega$ (typ) internal p-channel switch between GHON and GHC_ turns on and the $30 \Omega$ (typ) p-channel switch between GHD_ and GHC_ turns off. If YV1C_ is low, the $6 \Omega$ (typ) internal p-channel switch between GHON and GHC_ turns off and the $30 \Omega$ (typ) p-channel switch between GHD_ and GHC_ turns on.

Reset Function
The MAX17100 provides a $\overline{\text { RST }}$ signal to the system for reset purpose and at the same time the signal is used internally to control the timing when IC starts to download data from nonvolatile setting memory to the VCOM calibrator. Below is the sequence description for reset function:
a) When $\mathrm{V}_{\mathrm{IN}}$ is less than $1.0 \mathrm{~V}, \overline{\mathrm{RST}}$ is of undefined state.
b) $\overline{\mathrm{RST}}$ will be pulled low once VIN exceeds 1.0 V .
c) Once VIN exceeds VUVLO, VREF will start up. When VREF is higher than 1.0V, $\overline{\text { RST }}$ will be released and its output becomes high impedance. External RC (Figure 8) will be charged up by their pullup voltage.
d) When $\overline{\mathrm{RST}}$ reaches the threshold voltage ( 1.25 V ) during charging up, the serial controller will start to download data from the nonvolatile memory to the VCOM calibrator's internal register. At this time, the system device's like timing controller will also be reset.
The sequence is shown in Figure 9.


Figure 9. Reset Function Sequence

# Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs 


#### Abstract

XAO Function Once VIN drops below IN UVLO, the high-side p-channel MOSFETs of the two high-voltage switch-control blocks will be forced to turn on regardless of YV1C_ and TGS. In the meantime, STH_ and CKH will be pulled high and CKBH_ will be of high-impedance state.


Fault Protection
During steady-state operation, if the output of the main regulator or any of the linear-regulator outputs does not exceed its respective fault-detection threshold, the MAX17100 activates an internal fault timer. If any condition or combination of conditions indicates a continuous fault for the fault-timer duration (218ms typ), the MAX17100 sets the fault latch to shut down all the outputs and turn off the external p-channel MOSFET (GATE is pulled high) except the reference. Once the fault condition is removed, cycle the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device.
The MAX17100 also provides overvoltage protection for the output of the step-up converter by monitoring the SUP pin. During normal operation, if SUP is higher than the threshold voltage (19V typ), the step-up converter will stop switching and prevent excessive voltage from damaging the MAX17100. Once SUP drops below the threshold voltage, the step-up converter will restart and regulate the needed output voltage.

## Thermal-Overload Protection

Thermal-overload protection prevents excessive power dissipation from overheating the MAX17100. When the junction temperature exceeds $\mathrm{TJ}_{\mathrm{J}}=+160^{\circ} \mathrm{C}$ (typ), a thermal sensor immediately activates the fault protection, which shuts down all outputs and turns off the external p-channel MOSFET (GATE is pulled high) except the reference, allowing the device to cool down. Cycling the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device. The thermal-overload protection protects the controller in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature rating of $\mathrm{T} J=+150^{\circ} \mathrm{C}$.

## High-Voltage Level-Shifting Scan Driver

The MAX17100 includes six independent high-voltage level-shifting scan drivers to drive the gate lines of the TFT panel. The driver outputs (STH1, STH2, CKH1,

CKBH1, CKH2, and CKBH2) swing between their power-supply rails (VGHON and VGOFF) according to the input logic levels on the block's inputs (ST1, ST2, CK1, CKB1, CK2, and CKB2). The driver output is at VGOFF when its respective input is logic-low, and at VGHON when its respective input is logic-high. These output signals have a maximum range of +35 V and -15 V .

## VCOM Calibrator

The VCOM calibrator is a solid-state alternative to mechanical potentiometers used for adjusting the LCD backplane voltage (VCOM) in TFT LCD displays. The noninverting input of VCOM, COMADJ, is internally connected to a programmable sink current source, which sets the VCOM level (Figure 10). An internal 7-bit DAC controls the sink current and allows the user to increase or decrease the VCOM level by a 2-wire serial interface. The DAC is ratiometrically relative to the SUP voltage and is monotonic over all operating conditions. The user stores the DAC setting in the internal nonvolatile memory block. On power-up, the MTP presets the DAC to the last stored setting. The 2 -wire serial interface between the system controller and the programming circuit adjusts the DAC and programs the MTP when $\overline{W R}$ is low. The resistive voltage-divider and the SUP supply set the maximum value of VCOM. The sink current from the voltage-divider reduces the COMADJ voltage level and VCOM output. The external resistor at RRSET sets the full-scale sink current and the minimum value of VCOM.

## Driving Pure Capacitive Load

In general, the LCD backplane (VCOM) consists of a distributed series capacitance and resistance, a load that can be easily driven by the operational amplifier. However, if the operational amplifier is used in an application with a pure capacitive load, steps must be taken to ensure stable operation.
As the operational amplifier's capacitive load increases, the amplifier's bandwidth decreases and gain peaking increases. A $5 \Omega$ to $50 \Omega$ small resistor placed between OUT_ and the capacitive load reduces peaking but also reduces the gain. An alternative method of reducing peaking is to place a series RC network (snubber) in parallel with the capacitive load. The RC network does not continuously load the output or reduce the gain. Typical values of the resistor are between $100 \Omega$ and $200 \Omega$, and the typical value of the capacitor is 10 nF .

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs



Figure 10. VCOM Calibrator Functional Diagram

## Design Procedures

## Step-Up Regulator Inductor Selection

The minimum inductance value, peak current rating, and series resistance are factors to consider when selecting the inductor. These factors influence the converter's efficiency, maximum output load capability, transient-response time, and output voltage ripple. Size and cost are also important factors to consider.
The maximum output current, input voltage, output voltage, and switching frequency determine the inductor value. Very high inductance values minimize the current ripple and therefore reduce the peak current, which decreases core losses in the inductor and conduction losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increase size and can increase conduction losses in the inductor. Low inductance values decrease the size but increase the current ripple and peak current. Finding the best inductor involves choosing the best compromise between circuit efficiency, inductor size, and cost.
The equations used here include a constant LIR, which is the ratio of the inductor peak-to-peak ripple current to the average DC inductor current at the full load current. The best trade-off between inductor size and circuit
efficiency for step-up regulators generally has an LIR between 0.3 and 0.6 . However, depending on the AC characteristics of the inductor core material and ratio of inductor resistance to other power-path resistances, the best LIR can shift up or down. If the inductor resistance is relatively high, more ripple can be accepted to reduce the number of turns required and increase the wire diameter. If the inductor resistance is relatively low, increasing inductance to lower the peak current can decrease losses throughout the power path. If extremely thin high-resistance inductors are used, as is common for LCD-panel applications, the best LIR can increase to between 0.5 and 1.0.

Once a physical inductor is chosen, higher and lower values of the inductor should be evaluated for efficiency improvements in typical operating regions.
Calculate the approximate inductor value using the typical input voltage ( V IN ), the maximum output current (IMAIN(MAX)), the expected efficiency ( $\eta$ TYP) taken from an appropriate curve in the Typical Operating Characteristics section, and an estimate of LIR based on the above discussion:

$$
L=\left(\frac{V_{\mathbb{I N}}}{V_{\text {MAIN }}}\right)\left(\frac{V_{\text {MAIN }}-V_{\mathbb{I}}}{\operatorname{MAIN(MAX)} \times f_{O S C}}\right)\left(\frac{\eta_{\text {TYP }}}{L I R}\right)
$$

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

Choose an available inductor value from an appropriate inductor family. Calculate the maximum DC input current at the minimum input voltage (VIN(MIN)) using conservation of energy and the expected efficiency at that operating point ( $\eta \mathrm{MIN}$ ) taken from the appropriate curve in the Typical Operating Characteristics:

$$
\operatorname{IIN}_{\mathrm{N}(\mathrm{DC}, \mathrm{MAX})}=\frac{\operatorname{IMAIN}(\mathrm{MAX}) \times \mathrm{V}_{\mathrm{MAIN}}}{V_{\operatorname{IN}(\mathrm{MIN})} \times \eta_{\mathrm{MIN}}}
$$

Calculate the ripple current at that operating point and the peak current required for the inductor:

$$
\begin{gathered}
I_{\text {RIPPLE }}=\frac{V_{\text {IN }(M I N)} \times\left(\mathrm{V}_{\text {MAIN }}-\mathrm{V}_{\text {IN(MIN })}\right.}{L \times \mathrm{V}_{\text {MAIN }} \times \mathrm{f}_{\mathrm{OSC}}} \\
\text { IPEAK }=I_{\text {IN }(\mathrm{DC}, \mathrm{MAX})+}+\frac{\mathrm{RIPPLE}}{2}
\end{gathered}
$$

The inductor's saturation current rating and the MAX17100's LX current limit (ILIM) should exceed IPEAK, and the inductor's DC current rating should exceed IIN(DC,MAX). For good efficiency, choose an inductor with less than $0.1 \Omega$ series resistance.
Considering the typical operating circuit, the maximum load current (IMAIN(MAX)) is 500mA with a 14 V output and a typical input voltage of 5 V . Choosing an LIR of 0.55 and estimating efficiency of $85 \%$ at this operating point:

$$
\mathrm{L}=\left(\frac{5 \mathrm{~V}}{14 \mathrm{~V}}\right)^{2}\left(\frac{14 \mathrm{~V}-5 \mathrm{~V}}{0.5 \mathrm{~A} \times 1.2 \mathrm{MHz}}\right)\left(\frac{0.85}{0.55}\right) \approx 3.0 \mu \mathrm{H}
$$

Using the circuit's minimum input voltage (4.5V) and estimating efficiency of $80 \%$ at that operating point:

$$
\operatorname{IN}(\mathrm{DC}, \mathrm{MAX})=\frac{0.5 \mathrm{~A} \times 14 \mathrm{~V}}{4.5 \mathrm{~V} \times 0.8}=1.94 \mathrm{~A}
$$

The ripple current and the peak current are:

$$
\begin{gathered}
\text { IRIPPLE }=\frac{4.5 \mathrm{~V} \times(14 \mathrm{~V}-4.5 \mathrm{~V})}{3.0 \mu \mathrm{H} \times 14 \mathrm{~V} \times 1.2 \mathrm{MHz}}=0.848 \mathrm{~A} \\
\text { IPEAK }=1.94 \mathrm{~A}+\frac{0.848 \mathrm{~A}}{2} \approx 2.36 \mathrm{~A}
\end{gathered}
$$

## Output-Capacitor Selection

The total output voltage ripple has two components: the capacitive ripple caused by the charging and discharging of the output capacitance, and the ohmic ripple due to the capacitor's equivalent series resistance (ESR):

$$
\begin{aligned}
& \left.V_{\text {RIPPLE }}=V_{\text {RIPPLE(C }}\right)+V_{\text {RIPPLE }}(\mathrm{ESR}) \\
& V_{\text {RIPPLE(C) }} \approx \frac{I_{\text {MAIN }}}{\mathrm{C}_{\mathrm{OUT}}}\left(\frac{\mathrm{~V}_{\text {MAIN }}-\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {MAIN }} \times \mathrm{f}_{\mathrm{OSC}}}\right)
\end{aligned}
$$

and

$$
\left.V_{\operatorname{RIPPLE}(E S R}\right) \approx \operatorname{lPEAK} \times \mathrm{R}_{\text {ESR }}(\mathrm{COUT})
$$

where IPEAK is the peak inductor current (see the Inductor Selection section). For ceramic capacitors, the output voltage ripple is typically dominated by $V_{\text {RIPPLE }}(\mathrm{C})$. The voltage rating and temperature characteristics of the output capacitor must also be considered.

## Input-Capacitor Selection

The input capacitor ( $\mathrm{C} I \mathrm{~N}$ ) reduces the current peaks drawn from the input supply and reduces noise injection into the IC. Two 10 10 F ceramic capacitors are used in the typical applications circuit (Figure 2) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, CIN can be reduced below the values used in the typical applications circuit. Ensure a low-noise supply at IN by using adequate CIN.

## Rectifier Diode

The MAX17100's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. In general, a 3A Schottky diode complements the internal MOSFET well.

## Output-Voltage Selection

The output voltage of the main step-up regulator can be adjusted by connecting a resistive voltage-divider from the output (VMAIN) to AGND with the center tap connected to FB (see Figure 2). Select R2 in the $10 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ range. Calculate R 1 with the following equation:

$$
R 1=R 2 \times\left(\frac{V_{M A I N}}{V_{F B}}-1\right)
$$

where VFB, the step-up regulator's feedback set point, is 1.233 V . Place R1 and R2 close to the IC.

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## Loop Compensation

Choose RCOMP to set the high-frequency integrator gain for fast transient response. Choose Ccomp to set the integrator zero to maintain loop stability. For low-ESR output capacitors, use the following equations to obtain stable performance and good transient response:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{COMP}} \approx \frac{253 \times \mathrm{V}_{\text {IN }} \times \mathrm{V}_{\text {OUT }} \times \mathrm{C}_{\text {OUT }}}{\mathrm{L} \times\left.\right|_{\mathrm{MAIN}(\mathrm{MAX})}} \\
& \mathrm{C}_{\mathrm{COMP}} \approx \frac{\mathrm{l}_{\mathrm{OUT})} \times \mathrm{C}_{\mathrm{OUT}}}{10 \times I_{\mathrm{MAIN}(\mathrm{MAX})} \times \mathrm{R}_{\mathrm{COMP}}}
\end{aligned}
$$

To further optimize transient response, vary Rcomp in $20 \%$ steps and CCOMP in $50 \%$ steps while observing transient-response waveforms.

## Setting the VCOM Adjustment Range

See Figure 10 for the VCOM calibrator functional diagram. The external resistive voltage-divider sets the maximum value of the VCOM adjustment range. RRSET sets the full-scale sink current, IOUT, which determines the minimum value of the VCOM adjustment range. Large RRSET values increase resolution, but decrease the VCOM adjustment range. Calculate $\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}$, and RRSET using the following procedure:

1) Choose the maximum VCOM level (VMAX), the minimum VCOM level ( $\mathrm{V}_{\mathrm{MIN}}$ ), and the $\mathrm{V}_{\text {MAIN }}$ supply voltage.
2) Select $R_{A}$ between $10 \mathrm{k} \Omega$ and $500 \mathrm{k} \Omega$ based on the acceptable power loss from the VMAIN supply rail connected to SUP.
3) Calculate RB:

$$
R_{B}=\frac{V_{M A X}}{V_{S U P}-V_{M A X}} \times R_{A}
$$


Figure 11. Positive Charge-Pump Output Voltage vs. VMAIN
4) Calculate RRSET:

$$
R_{\text {RSET }}=\frac{V_{\text {MAX }}}{20 \times\left(V_{M A X}-V_{\text {MIN }}\right)} \times R_{A}
$$

5) Verify that IRSET does not exceed $120 \mu \mathrm{~A}$ :

$$
I_{\text {RSET }}=\frac{V_{\text {SUP }}}{20 \times R_{\text {RSET }}}
$$

6) If IRSET exceeds $120 \mu \mathrm{~A}$, return to step 2 and choose a larger value for RA.
7) The resulting resolution is:

$$
\frac{\left(\mathrm{V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}\right)}{127}
$$

A complete design example follows:

$$
\mathrm{V}_{\mathrm{MAX}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{MIN}}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {SUP }}=8 \mathrm{~V}
$$

If $R_{A}=200 \mathrm{k} \Omega$, then $\mathrm{R}_{\mathrm{B}}=200 \mathrm{k} \Omega$, and RRSET $=24.9 \mathrm{k} \Omega$. Resolution $=12.5 \mathrm{mV}$.

## Charge Pumps

## Selecting the Number of Charge-Pump Stages

For highest efficiency, always choose the lowest number of charge-pump stages that meet the output requirement. Figures 11 and 12 show the positive and negative charge-pump output voltages for a given VMAIN for one-, two-, and three-stage charge pumps. The number of positive charge-pump stages is given by:

$$
n_{\text {POS }}=\frac{V_{G H O N}+V_{\text {DROPOUT }}-V_{\text {MAIN }}}{V_{\text {MAIN }}-2 \times V_{D}}
$$



Figure 12. Negative Charge-Pump Output Voltage vs. VMAIN

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

where nPOS is the number of positive charge-pump stages, $\mathrm{VGHON}_{\mathrm{GH}}$ is the gate-on linear-regulator (REG P) output, $\mathrm{V}_{\text {MAIN }}$ is the main step-up regulator output, $\mathrm{V}_{\mathrm{D}}$ is the forward-voltage drop of the charge-pump diode, and VDROPOUT is the dropout margin for the linear regulator. Use VDROPOUT $=0.3 \mathrm{~V}$.
The number of negative charge-pump stages is given by:

$$
n_{\text {NEG }}=\frac{-V_{\text {GOFF }}+V_{\text {DROPOUT }}}{V_{\text {MAIN }}-2 \times V_{D}}
$$

where nNEG is the number of negative charge-pump stages, VGOFF is the gate-off linear-regulator REG N output, $V_{M A I N}$ is the main step-up regulator output, $V_{D}$ is the forward-voltage drop of the charge-pump diode, and VDROPOUT is the dropout margin for the linear regulator. Use VDROPOUT $=0.3 \mathrm{~V}$.
The above equations are derived based on the assumption that the first stage of the positive charge pump is connected to VMAIN and the first stage of the negative charge pump is connected to ground.
Sometimes fractional stages are more desirable for better efficiency. This can be done by connecting the first stage to VIN or another available supply. If the first charge-pump stage is powered from VIN, then the above equations become:

$$
\begin{aligned}
& n_{\text {POS }}=\frac{V_{\text {GHON }}+V_{\text {DROPOUT }}+V_{I N}}{V_{\text {MAIN }}-2 \times V_{D}} \\
& n_{\text {NEG }}=\frac{-V_{\text {GOFF }}+V_{\text {DROPOUT }}+V_{I N}}{V_{\text {MAIN }}-2 \times V_{D}}
\end{aligned}
$$

## Flying Capacitors

Increasing the flying capacitor (Cx) value lowers the effective source impedance and increases the output current capability. Increasing the capacitance indefinitely has a negligible effect on output-current capability because the internal switch resistance and the diode impedance place a lower limit on the source impedance. A $0.1 \mu \mathrm{~F}$ ceramic capacitor works well in most low-current applications. The flying capacitor's voltage rating must exceed the following:

$$
V_{C X}>n \times V_{M A I N}
$$

where n is the stage number in which the flying capacitor appears and $\mathrm{V}_{\text {MAIN }}$ is the output voltage of the main step-up regulator.

## Charge-Pump Output Capacitor

Increasing the output capacitance or decreasing the ESR reduces the output ripple voltage and the peak-topeak transient voltage. With ceramic capacitors, the output voltage ripple is dominated by the capacitance value. Use the following equation to approximate the required capacitor value:
where COUT_CP is the output capacitor of the charge pump, ILOAD_CP is the load current of the charge pump, and VRIPPLE_CP is the peak-to-peak value of the output ripple.

## Charge-Pump Rectifier Diodes

Use low-cost silicon switching diodes with a current rating equal to or greater than two times the average charge-pump input current. If it helps avoid an extra stage, some or all of the diodes can be replaced with Schottky diodes with an equivalent current rating.

## Linear-Regulator Controllers

## Output-Voltage Selection

Adjust the gate-on linear-regulator (REG P) output voltage by connecting a resistive voltage-divider from the REG P output to AGND with the center tap connected to FBP (Figure 2). Select the lower resistor of the divider R5 in the range of $10 \mathrm{k} \Omega$ to $30 \mathrm{k} \Omega$. Calculate the upper resistor, R4, with the following equation:

$$
R 4=R 5 \times\left(\frac{V_{G H O N}}{V_{\mathrm{FBP}}}-1\right)
$$

where $\mathrm{V}_{\mathrm{FBP}}=1.25 \mathrm{~V}$ (typ).
Adjust the gate-off linear-regulator REG N output voltage by connecting a resistive voltage-divider from VGOFF to REF with the center tap connected to FBN (Figure 2). Select R8 in the $20 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ range. Calculate R7 with the following equation:

$$
R 7=R 8 \times \frac{V_{\text {FBN }}-V_{G O F F}}{V_{\text {REF }}-V_{\text {FBN }}}
$$

where $\mathrm{V}_{\text {FBN }}=250 \mathrm{mV}, \mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$. Note that REF can only source up to $50 \mu \mathrm{~A}$; avoid using a resistor less than $20 \mathrm{k} \Omega$ for R8 that results in higher bias current than REF can supply.

# Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs 

## Pass-Transistor Selection

The pass transistor must meet specifications for current gain ( $\mathrm{hFE}(\mathrm{MIN})$ ), input capacitance, collector-emitter saturation voltage, and power dissipation. The transistor's current gain limits the guaranteed maximum output current to:

$$
\operatorname{liOAD}(\mathrm{MAX})=\left(l_{\mathrm{DRV}}-\frac{V_{\mathrm{BE}}}{R_{\mathrm{BE}}}\right) \times h_{\mathrm{FE}(\mathrm{MIN})}
$$

where IDRV is the minimum guaranteed base-drive current, $\mathrm{V}_{\mathrm{BE}}$ is the transistor's base-to-emitter forward voltage drop, and RBE is the pullup resistor connected between the transistor's base and emitter. Furthermore, the transistor's current gain increases the linear regulator's DC loop gain (see the Stability Requirements section), so excessive gain destabilizes the output. Therefore, transistors with current gain over 100 at the maximum output current can be difficult to stabilize and are not recommended unless the high gain is needed to meet the load-current requirements.
The transistor's saturation voltage at the maximum output current determines the minimum input-to-output voltage differential that the linear regulator can support. Also, the package's power dissipation limits the usable maximum input-to-output voltage differential. The maximum power-dissipation capability of the transistor's package and mounting must exceed the actual power dissipated in the device. The power dissipated equals the maximum load current (ILOAD(MAX)_LR) multiplied by the maximum input-to-output voltage differential:

$$
P=\operatorname{LOAD}(M A X) \_L R \times\left(V_{\text {IN }}(M A X) \_L R-V_{O U T \_L R}\right)
$$

where $\operatorname{VIN(MAX)}$ _LR is the maximum input voltage of the linear regulator and VOUT_LR is the output voltage of the linear regulator.

Stability Requirements The MAX17100 linear-regulator controllers use an internal transconductance amplifier to drive an external pass transistor. The transconductance amplifier, the pass transistor, the base-emitter resistor, and the output capacitor determine the loop stability. The following applies to both linear-regulator controllers in the MAX17100.
The transconductance amplifier regulates the output voltage by controlling the pass transistor's base current. The total DC loop gain is approximately:

$$
A_{V_{-} L R} \cong\left(\frac{10}{V_{T}}\right) \times\left[1+\left(\frac{l_{\text {BIAS }} \times h_{E F}}{\text { LOAD_LR }}\right)\right] \times V_{\text {REF }}
$$

where $V_{T}$ is 26 mV at room temperature and IBIAS is the current through the base-to-emitter resistor (RBE). For the MAX17100, the bias currents for both the gate-on and gate-off linear-regulator controllers are 0.1 mA . Therefore, the base-to-emitter resistor for both linear regulators should be chosen to set 0.1 mA bias current:

$$
R_{B E}=\frac{V_{B E}}{0.1 \mathrm{~mA}}=\frac{0.7 \mathrm{~V}}{0.1 \mathrm{~mA}}=6.8 \mathrm{k} \Omega
$$

The output capacitor and the load resistance create the dominant pole in the system. However, the internal amplifier delay, pass transistor's input capacitance, and the stray capacitance at the feedback node create additional poles in the system, and the output capacitor's ESR generates a zero. For proper operation, use the following equations to verify the linear regulator is properly compensated:

1) First, determine the dominant pole set by the linear regulator's output capacitor and the load resistor:

$$
f_{\text {POLE_LR }}=\frac{\text { LOAD(MAX)_LR }}{2 \times \text { CoUT_LR } \times V_{\text {OUT_LR }}}
$$

The unity-gain crossover of the linear regulator is:
fCROSSOVER = Av_LR x fPoLE_LR
2) The pole created by the internal amplifier delay is approximately 1 MHz :
fPOLE_AMP = 1MHz
3) Next, calculate the pole set by the transistor's input capacitance, the transistor's input resistance, and the base-to-emitter pullup resistor:

$$
f_{\text {POLE_IN }}=\frac{1}{2 \times \mathrm{C}_{\text {IN }} \times\left(\mathrm{R}_{\mathrm{BE}} / / \mathrm{R}_{\text {IN }}\right)}
$$

where:

$$
\mathrm{C}_{\mathrm{IN}}=\frac{g_{\mathrm{m}}}{2 f_{\mathrm{T}}}, \mathrm{R}_{\mathrm{IN}}=\frac{h_{\mathrm{FE}}}{g_{\mathrm{m}}}
$$

gm is the transconductance of the pass transistor and fT is the transition frequency. Both parameters can be found in the transistor's data sheet. Because RbE is much greater than RiN, the above equation can be simplified:

$$
\text { fPoLE_IN }=\frac{1}{2 \pi \times \mathrm{C}_{\mathbb{N}} \times \mathrm{R}_{\mathbb{I N}}}
$$

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

Substituting for CIN and Rin yields:

$$
\mathrm{f}_{\mathrm{POLE}} \mathrm{I} \mathrm{~N}=\frac{\mathrm{f}_{\mathrm{T}}}{\mathrm{~h}_{\mathrm{FE}}}
$$

4) Next, calculate the pole set by the linear regulator's feedback resistance and the capacitance between FB_ and AGND (including stray capacitance):

$$
f_{\text {POLE_FB }}=\frac{1}{2 \pi \times \mathrm{C}_{F B} \times\left(\mathrm{R}_{\text {UPPER }} / / \mathrm{R}_{\text {LOWER }}\right)}
$$

where CFB is the capacitance between FB_ and AGND, RUPPER is the upper resistor of the linear regulator's feedback divider, and RLOWER is the lower resistor of the divider.
5) Next, calculate the zero caused by the output capacitor's ESR:

$$
\mathrm{f}_{\text {POLE_ESR }}=\frac{1}{2 \pi \times \text { COUT_LR } \times \mathrm{R}_{\mathrm{ESR}}}
$$

where $R_{E S R}$ is the equivalent series resistance of Cout_Lr. To ensure stability, choose Cout_LR large enough so the crossover occurs well before the poles and zero calculated in steps 2 to 5 . The poles in steps 3 and 4 generally occur at several megahertz, and using ceramic capacitors ensures the ESR zero occurs at several megahertz as well. Placing the crossover below 500 kHz is sufficient to avoid the amplifier-delay pole and generally works well, unless unusual component choices or extra capacitances move one of the other poles or the zero below 1 MHz .

## Applications Information

## Power Dissipation

An IC's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the IC package, PCB copper area, other thermal mass, and airflow. More PCB copper, cooler ambient air, and more airflow increase the possible dissipation, while less copper or warmer air decreases the IC's dissipation capability. The major components of power dissipation are the power dissipated in the step-up regulator and the power dissipated by the operational amplifiers.

## Step-Up Regulator

The largest portions of power dissipation in the step-up regulator are the internal MOSFET, the inductor, and
the output diode. If the step-up regulator has $90 \%$ efficiency, approximately $3 \%$ to $5 \%$ of the power is lost in the internal MOSFET, approximately $3 \%$ to $4 \%$ in the inductor, and approximately $1 \%$ in the output diode. The remaining $1 \%$ to $3 \%$ is distributed among the input and output capacitors and the PCB traces. If the input power is about 5 W , the power lost in the internal MOSFET is approximately 150 mW to 250 mW . Use the following formula to estimate the power loss on the built-in power MOSFET:

$$
\text { RX_ON } \left.\approx\left(\operatorname{IIN}_{(D C, M A X}\right) \times \sqrt{D}\right)^{2} \times \text { RDSON }
$$

where RDSON is the on-resistance for the power MOSFET. The switching losses have not been accounted for in this calculation.

## Level-Shifting Scan Driver

The power dissipation in the IC per level-shifter output depends on the level-shifter operating frequency (fLS), the voltage differential between $\mathrm{V}_{\mathrm{GHON}}$ and VGOFF, and the level-shifter output resistance.
The power for each dissipation each channel can be calculated by:

$$
\begin{aligned}
\mathrm{PLSO}= & \frac{C_{\text {PANEL }}\left(V_{G H O N}-V_{G O F F}\right)^{2} \times \mathrm{f}_{\mathrm{LS}}}{2} \\
& \times\left(\frac{\mathrm{R}_{\mathrm{d} 1}}{R_{\text {PANEL }}+\mathrm{R}_{\mathrm{d} 1}}+\frac{R_{\mathrm{d} 2}}{R_{\text {PANEL }}+R_{\mathrm{d} 2}}\right)
\end{aligned}
$$

where RPANEL and CPANEL are the equivalent resistance and capacitance of the panel, Rd1 and Rd2 are the output resistance of the scan drivers.
Since two channels (STH1, STH2) are used as the startpulse signal, the operating frequency is much lower compared to other channels. The power dissipation for both channels can be ignored.

## Operational Amplifiers

The power dissipated in the operational amplifier (including programmable VCOM calibrator) depends on the output current, the output voltage, and the supply voltage:

$$
\begin{gathered}
\text { PD SOURCE }=\text { lOUT_SOURCE } \times\left(\mathrm{V}_{\text {SUP }}-\mathrm{V}_{\text {OUT }}\right) \\
\text { PD }_{\text {SINK }}=\text { lOUT_SINK } \times \mathrm{V}_{\text {OUT }}
\end{gathered}
$$

where IOUT_SOURCE is the output current sourced by the operational amplifier and IOUT_SINK is the output current that the operational amplifier sinks.

# Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs 

## VCOM Calibrator Interface

The MAX17100 is a slave-only device with a serial address of $9 E h$. The 2 -wire serial interface (pins SCL and SDA) is designed to attach to a 1.8 V to 4 V serial bus. Connect both SCL and SDA lines to the VIN supply through individual pullup resistors. Calculate the required value of the pullup resistors using:

$$
\text { RPULLUP } \leq \frac{t_{R}}{C_{B U S}}
$$

where $t_{R}$ is the rise time in the Electrical Characteristics and Cbus is the total capacitance on the bus.
The MAX17100 uses a nonstandard serial interface protocol with mostly standard voltage and timing parameters, as defined in the following subsections.

## BUS Free

Both data and clock lines remain HIGH. Data transfers can be initiated only when the bus is not busy (Figure 13).

## START Condition (S)

Starting from an idle bus state (both SDA and SCL are high), a HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition from a master device on the bus.

## STOP Condition (P)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition from the master device.

DATA Valid
The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. The master generates one clock pulse per bit of data during write operations and the slave device outputs 1 data bit per clock pulse during read operations. Each data transfer is initiated with a START condition and terminated with a STOP condition. Two bytes are transferred between the START and STOP conditions.

## Slave Address

After generating a START condition, the bus master transmits the slave address consisting of the 7-bit device code (b1001111 or 9Eh) for the MAX17100 (Figure 14). For a read operation, the 8th bit is 1 and for write operations it is 0 . The MAX17100 continuously monitors the bus for its corresponding slave address. It generates an acknowledge bit if it recognizes its slave address and it is not busy programming the MTP.


Figure 13. Serial Bus START, STOP, and Data Change Conditions


READ BYTE: W = 0, MAX17100 OUTPUTS D6-D0 FOLLOWED BY PROG = 0
WRITE BYTE: $W=1$, DATA $=D 6-D 0$, PROG $=1$
PROGRAM MTP: $W=1, D 6-D 0=$ DON'T CARE, PROG $=0$
Figure 14. Serial Slave Address and Data Byte

# Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs 


#### Abstract

Data Byte The data byte follows successful transmission of the MAX17100's slave address (Figure 14). For a read operation, the MAX17100 will output the 7 bits corresponding to the current DAC setting followed by a 0 bit. For a write operation, the bus master must provide the 7-bit data corresponding to the desired DAC setting followed by a 1 bit. To program the IC's MTP, the master must make the last bit a zero, in which case the other 7 bits of data are ignored. For programming, SUP must exceed its programming threshold (8V min). Otherwise, programming will not occur and the MAX17100 will not acknowledge the programming command.


DAC Values
Table 3 lists the DAC values and the corresponding IRSET, VRSET and Vvcom values.

## Table 3. DAC Settings

| 7-BIT DATA BYTE | Irset | VRSET (V) | Vvcom (V) |
| :---: | :---: | :---: | :---: |
| 0000000 | IRSET(MIN) | VRSET(MIN) | $V_{\text {MAX }}$ |
| 0000001 | $\underset{\text { LSB }}{\frac{\operatorname{IRSET}(\mathrm{MIN})}{}+1}$ | $\begin{gathered} \mathrm{V}_{\text {RSET(MIN })}+ \\ 1 \text { LSB } \end{gathered}$ | $\mathrm{V}_{\text {MAX }}-1$ LSB |
| $\cdot$ | - |  | . |
| 111110 | $\begin{gathered} \text { LRSB } \\ \text { IRSETMAX }-1 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {RSET(MAX) }}- \\ 1 \mathrm{LSB} \end{gathered}$ | $\mathrm{V}_{\mathrm{MIN}}+1 \mathrm{LSB}$ |
| 1111111 | IRSET(MAX) | VRSET(MAX) | $\mathrm{V}_{\text {MIN }}$ |

## Acknowledge/Polling

The MAX17100, when addressed, generates an acknowledge pulse after the reception of each byte (Figure 15). The master device must generate an extra clock pulse which is associated with this acknowledge bit. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledgerelated clock pulse. Of course, setup and hold times must be taken into account. The master signals an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave leaves the data line HIGH to enable the master to generate the STOP condition.
The MAX17100 does not generate an acknowledge while an internal programming cycle is in progress. Once the internally timed write cycle has started and the MTP inputs are disabled, acknowledge polling can be initiated. This involves sending a START condition followed by the device address byte. Only if the internal write cycle has completed does the MAX17100 respond with an acknowledge pulse, allowing the read or write sequence to continue.
The MAX17100 does not acknowledge a command to program the MTP if SUP is not high enough to properly program the device. Also, a program command must be preceded by a write command. The IC does not acknowledge a program command or program the MTP unless the DAC data has been modified since the most recent program command.


Figure 15. Serial Bus Acknowledge

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

## PCB Layout and Grounding

Careful PCB layout is important for proper operation.
Use the following guidelines for good PCB layout:

- Minimize the area of high-current loops by placing the inductor, the output diode, and the output capacitors near the input capacitors and near the LX and PGND pins. The high-current input loop goes from the positive terminal of the input capacitor to the inductor, to the IC's LX pin, out of PGND, and to the input capacitor's negative terminal. The high-current output loop is from the positive terminal of the input capacitor to the inductor, to the output diode (D1), and to the positive terminal of the output capacitors, reconnecting between the output capacitor and input capacitor ground terminals. Connect these loop components with short, wide connections. Avoid using vias in the high-current paths. If vias are unavoidable, use many vias in parallel to reduce resistance and inductance. Create a power-ground island (PGND) consisting of the input and output capacitor grounds, PGND pin, and any charge-pump components. Connect all of these together with short, wide traces or a small ground plane. Maximizing the width of the power ground traces improves efficiency and reduces output voltage ripple and noise spikes. Create an analog ground plane (AGND) consisting of the AGND pin, all the feedback-divider ground connections, the operational-amplifier divider ground
connections, the COMP and TGS capacitor ground connections, and the device's exposed backside pad. Connect the AGND and PGND islands by connecting the PGND pin directly to the exposed backside pad. Make no other connections between these separate ground planes.
- Place all feedback voltage-divider resistors within 5 mm of their respective feedback pins. The divider's center trace should be kept short. Placing the resistors far away causes their FB traces to become antennas that can pick up switching noise. Take care to avoid running any feedback trace near LX or the switching nodes in the charge pumps, or provide a ground shield.
- Place the IN pin and REF pin bypass capacitors as close to the device as possible. The ground connection of the IN bypass capacitor should be connected directly to the AGND pin with a wide trace.
- Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- Minimize the size of the LX node while keeping it wide and short. Keep the LX node away from feedback nodes (FB, FBP, and FBN) and analog ground. Use DC traces to shield if necessary.
Refer to the MAX17100 Evaluation Kit for an example of proper PCB layout.



## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs



Chip Information
PROCESS: BiCMOS

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", " "", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE NO. | LAND <br> PATTERN NO. <br> 48 TQFN |
| :---: | :---: | :---: | :---: |
| $\mathrm{T} 4866+1$ | $\underline{21-0141}$ | $\underline{90-0056}$ |  |

## Internal-Switch Boost Regulator with Integrated Scan Driver, VCOM Calibrator, and Op Amp for TFT LCDs

|  |  |  | Revision History |  |
| :---: | :---: | :--- | :---: | :---: |
| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |  |
| 0 | $5 / 9$ | Initial release | Reduced test time | - |
| 1 | $8 / 10$ | $2,3,4,6-10,15$, |  |  |
| $21,34,35$ |  |  |  |  | implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

